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ABSTRACT  
   
State of art modern System-On-Chip architectures often require very low noise supplies 
without overhead on high efficiencies. Low noise supplies are especially important in noise 
sensitive analog blocks such as high precision Analog-to-Digital Converters, Phase Locked Loops 
etc., and analog signal processing blocks. Switching regulators, while providing high efficiency 
power conversion suffer from inherent ripple on their output. A typical solution for high efficiency 
low noise supply is to cascade switching regulators with Low Dropout linear regulators (LDO) which 
generate inherently quiet supplies. The switching frequencies of switching regulators keep scaling 
to higher values in order to reduce the sizes of the passive inductor and capacitors at the output of 
switching regulators. This poses a challenge for existing solutions of switching regulators followed 
by LDO since the Power Supply Rejection (PSR) of LDOs are band-limited. In order to achieve 
high PSR over a wideband, the penalty would be to increase the quiescent power consumed to 
increase the bandwidth of the LDO and increase in solution area of the LDO. Hence, an alternative 
to the existing approach is required which improves the ripple cancellation at the output of switching 
regulator while overcoming the deficiencies of the LDO.  
This research focuses on developing an innovative technique to cancel the ripple at the 
output of switching regulator which is scalable across a wide range of switching frequencies. The 
proposed technique consists of a primary ripple canceller and an auxiliary ripple canceller, both of 
which facilitate in the generation of a quiet supply and help to attenuate the ripple at the output of 
buck converter by over 22dB. These techniques can be applied to any DC-DC converter and are 
scalable across frequency, load current, output voltage as compared to LDO without significant 
overhead on efficiency or area. The proposed technique also presents a fully integrated solution 
without the need of additional off-chip components which, considering the push for full-integration 
of Power Management Integrated Circuits, is a big advantage over using LDOs. 
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CHAPTER 1 
INTRODUCTION 
1.1 Motivation 
A typical power management system utilizes a Switched Mode Power Supply (SMPS) followed by 
a low drop-out (LDO) voltage regulator as shown in Figure 1.1.1 [1]. The SMPS can be either a 
buck, boost, buck-boost regulator or any other variant of DC DC converter. The SMPS offers high 
efficiency conversion but the output of the SMPS is prone to ripples due to the switching nature of 
the converter. Hence, the LDO has the important role in providing good isolation between SMPS 
output and the circuit blocks which it has to power [2]. Low noise power supplies are especially 
required in the areas of communication or signal processing. 
 
Figure 2.1.1 : Typical Power Management scheme for low noise supply 
 
Due to the inherent increase in operating frequencies and push for integration, high switching 
frequencies in SMPS are required for fast transient response and to reduce the area and cost [3]. 
In order to suppress these ripples and to provide clean voltage supply at its output, LDO should 
have a high power supply rejection upto a few MHz & higher frequencies. A typical LDO can have 
good PSR at DC & low frequencies but the PSR of the LDO degrades at higher frequencies due to 
the inherent response of the LDO. Figure 1.1.2 shows a typical LDO PSR response. LDOs also 
typically have higher loss due to the minimum dropout required across them to maintain good PSR 
and this leads to increased power consumption. The electromagnetic interference at high 
frequencies can be particularly problematic for high speed communication. 
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Figure 1.1.2 : Typical LDO PSR response 
 
1.2 Challenges 
Designing high PSR LDOs typically requires higher quiescent current which leads to worse current 
efficiency of the LDO. This also leads to larger chip area and hence cost. The design flexibility in 
setting the specification for PSR corner frequency in the LDO response is also limited and typically 
the LDO PSR is fixed and not scalable with input ripple frequency which poses a problem in the 
different switching regulators used.  
 
Electromagnetic compatibility over wide frequency ranges is another growing concern for switching 
converters since these are highly susceptible to EMI due to smaller feature size, higher clock 
frequency and smaller noise margin. The unintentional antenna (PCB traces, bonding 
interconnects, pins etc.) can serve to couple RF noise into the core circuit and affect circuit 
performance or proper functionality. 
 
1.3 Prior Work 
Prior work in this field have been primarily either feedforward or feedback based techniques to 
reduce the ripple on the output. In [4], a tunable integrator based approach is proposed which feeds 
Frequency
fEA
f0dB
f
RESR
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inverse current to the output. This technique is inherently stable and is applicable to buck, boost 
and resonant converters and performs in continuous and discontinuous modes of operation. But 
due to the active amplifier based feedback approach, it requires a transformer coupled operation 
and is not suitable for integration. Furthermore, an adaptive tuning scheme is required to 
compensate for variation and drift in inductance. This approach also requires a high linearity 
amplifier. In [5], the basic idea is to cancel the ac inductor current with an inverse ac replica. A 
current sensor is used to sense the ripple current and using feedback and feedforward techniques, 
inverse cancellation current is generated which helps to cancel the ripple at the output. The AC 
mismatches in amplitude, delay and non-linearity limit the cancellation accuracy. This technique 
also requires the use of a torroidal current transformer to sense the current which is not desirable. 
In [6], a multiphase buck converter architecture is presented which helps to cancel the ripple at the 
output of the buck converter by interleaving the phases such that the inductor ripple current add up 
at the output and cancel each other. With each additional phase, the minimum ripple obtainable at 
the output keeps reducing. While the multiphase approach provides high efficiency ripple 
cancellation, the amount of ripple cancelled at the output is not sufficient and is dependent on the 
duty cycle of operation. This is not desirable since the PSR can degrade across duty cycles. Also, 
the multiphase converter requires additional inductors for each phase and although the ripple is 
cancelled at the output of the converter, each individual inductor still carries the ripple current 
through it. 
 
1.4 Proposed Solution 
An adaptive ripple canceller is proposed here which cancels the ripple on the output of the switching 
regulator as shown in Figure 1.4.1. The ripple canceller system works over a wide range of 
frequencies giving the design flexibility required for the switching regulator and eliminates the need 
for LDO at the output thereby increasing the total efficiency of the combined system. The proposed 
solution has been implemented with an integrated buck converter for proof of concept but this could 
be used for any type of switching regulator. 
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Figure 1.4.1 : Mixed-Mode Adaptive Ripple Canceller for Switching Regulators 
 
1.5 Thesis Organization 
With the requirements of the Ripple Canceller specified, a mixed-mode adaptive ripple 
cancellation technique has been presented in this thesis. The thesis is organized in 5 chapters. 
Chapter 1 gives a brief introduction of the motivation and the proposed solution. Chapter 2 details 
the system overview of the proposed solution for tackling the problem at hand – a mixed-mode 
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adaptive Ripple Canceller. Chapter 3 delves into further details on the implementation of the 
Ripple Canceller. Chapter 4 discusses the simulation results and characterization of the various 
blocks and the system as a whole. The conclusion and the future scope of this work will be 
discussed in Chapter 5. 
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CHAPTER 2 
SYSTEM OVERVIEW OF MIXED-MODE ADAPTIVE RIPPLE CANCELLER 
 
2.1 Mixed-signal Adaptive Ripple Canceller 
The primary idea of the proposed solution is to generate an inverse current waveform that tracks 
the output ripple of the switching regulator in terms of amplitude, phase and linearity, thereby 
cancelling the effect of the ripple on the output to generate an ideally noise-free supply. This 
effectively serves to replace the LDO at the output of the switching regulator. 
 
Consider a buck converter output node as shown in Figure 2.1.1.  
 
Figure 2.1.1 : DC-DC converter with Adaptive Ripple Canceller 
 
The cause for ripple at the output of the buck stage is the charge and discharge cycles inherent to 
the operation of the buck converter. The ripple at the output of the buck converter is given by the 
following equations [7] : 
 
  ∶  ∆ = (( −  ×  ! × "  
Vin(max) = maximum input voltage 
Vout = desired output voltage 
D = duty cycle and is given by Vout/Vin 
fs = minimum switching frequency of the converter 
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L = selected inductor value 
 
The ripple current component of the load current through the inductor can be ideally assumed to 
have triangular nature. In reality, the ripple component is not perfectly triangular in nature due to 
the non-idealities. The ESR of the output capacitor adds some more ripple on the output given by 
the following equations : 
∆#$%(&'( = )&'( × ∆ 
A more detailed explanation of the ripple on the output of buck converter can be derived from the 
following analysis [8] : 

( = * + 
,-../0( 
where I0 is the load current and iripple is the ripple current and is comprised of two regions – first 
region during turn on time Ton and second during turn off region Toff 

,-../0( =
123
24 .5.2 7−1 + 2 9#:;    ∈ [0, 9#:].5.2 A1 − 2  − 9#:9#BB C    ∈ [9#: , 9'D]
  
The voltage across the output capacitor is a combination of the voltage across the capacitor (C) 
and its ESR (RESR) and is given by : 
E( = E(( +  EF( =  
( × )&'( + G 
(H  
For the first time duration Ton, the output voltage is given as 
E( =  
()&'( + G 
(H 
%
*  
E( = )&'(.5.2 7−1 + 2 9#:; + G
.5.2H 7−1 + 2 9#:; 
%
*  
E( = )&'(.5.2 7−1 + 2 9#:; +
.5.2H A− + 
I
9#:C 
To get the minimum value of output at this time, tmin is obtained as 
J-: = 9#:2 − )&'(H 
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The minimum voltage at this time is given by : 
E#$%,J-: = E(J-: = − .5.)&'(I H9#: −
.5.2H9#: A7
9#:2 ;
I − ()&'(HIC 
Similarly, for the second time duration, Toff, 
E( = )&'(.5.2 A1 − 2 
K
9#BBC +
.5.2H AK − 
KI
9#BBC 
where t’=t-Ton 
To calculate maximum voltage, 
JLM = 9#BB2 − )&'(H 
The maximum voltage at this time is given by : 
E#$%,JLM = E(JLMK  = .5.)&'(I H9#BB +
.5.2H9#BB A7
9#BB2 ;
I − ()&'(HIC 
E#$%,.5. = E#$%,JLM − E#$%,J-: 
 
From the above equations, it can be seen that the nature of the output ripple depends not only on 
the duty cycle, switching frequency but also on the relative value of RESRC as compared to Ton and 
Toff. 
For a fixed value of capacitor, if RESR is large then the output ripple tends to be more triangular in 
nature and the magnitude of the ripple is also large. For RESR=0, the output ripple tends towards 
sinusoidal (quadratic) nature and the magnitude of the ripple is small. This is also intuitive since 
larger ESR means additional drop across the ESR which increases the ripple magnitude. 
 
The idea in this project is to extract the information regarding the amplitude of the ripple component 
[9] of the output (caused due to ripple on the load current) and the duty cycle of the ripple. Ideally, 
by having these two parameters and assuming a triangular wave nature of the ripple, we should be 
able to generate an inverse cancellation current using a combination of triangular wave generator 
and V-to-I stage. 
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The generic block diagram of the Ripple Canceller is given in Figure 2.1.2. 
 It broadly consists of the following blocks : 
 
1. Sample & Hold Circuit 
In order to sample the amplitude information from the output ripple, a sample & hold circuit is 
required to sample the peak & valley information in the output. This is obtained by using the rise & 
fall edges of the switching node for the sampling clocks. The sampling accuracy directly limits the 
compensation accuracy. Hence a high accuracy track/hold circuit is required. 
 
Figure 2.1.2 : Primary Adaptive Ripple Canceller block diagram 
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2. Duty cycle counter 
This extracts the duty cycle information from the output by making using of the switching node. The 
counter works on a higher frequency clock generated using an on-board PLL which generates the 
relative count for the ON time & OFF time of the switching node. The duty cycle information is 
required to generate the triangular wave with the requisite duty cycle. 
 
3. Triangular wave generator 
The triangular wave generator utilizes the information extracted from the sample & hold circuit along 
with amplitude control counter & the duty cycle counter to generate a triangular wave which 
matches the output ripple current in terms of nature & duty cycle. The operation of the triangular 
wave generator can be understood better from Figure 2.1.3. 
 
 
Figure 2.1.3 : Triangular wave generator 
 
By varying the Up_tune & DOWN_tune (from amplitude control), the amplitude of the triangular 
wave can be modulated and Low_drive controls the duty cycle of the triangular wave. 
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4. Output V-to-I converter 
The output V-to-I stage feeds the generated inverse current to the output of the buck converter. 
The GM stage works on the triangular wave generated and generates a triangular current. 
 
The linearity of the triangular wave generator and the output GM stage are highly critical and 
determine the overall ripple cancellation capability of the Ripple Canceller system. In steady state, 
the peak & valley of the output voltage are very close to each other eventually swapping positions. 
 
Apart from these, two other concerns which need to be addressed are the group delay & phase 
delay associated with the signals. This is because, there are inherent delays in the processing 
blocks which gives rise to the entire signal being shifted to left/right (group delay) or change in duty 
cycle of the internal digital signals (phase delay). The group delay is independent of the signal while 
the phase delay is dependent on the input signal swing and can vary between 1-3 LSBs. The phase 
delay shifts the falling edge to right/left thereby inducing variation in duty cycle. 
 
The group delay impact is minimized by using tuneable Delay in conjunction with VCDL and 
advancing the reference edge to compensate for the delay. The PLL also helps to reduce the group 
delay but the compensation is limited by the PLL frequency to 1/f. 
 
The phase delay is accounted for by pre-distorting the duty cycle in the duty cycle counter by 
~2LSBs. Duty cycle pre-distortion is especially helpful when the duty cycle is large. 
 
2.2 Auxiliary amplifier based Canceller 
The primary ripple canceller generates the inverse cancellation current based on the assumption 
that the nature of the output ripple is triangular. As we observed in the Section 2.1, the nature of 
ripple depends on the relative values of RESR and C. Also, the generated ripple cancellation current 
might not adequately suppress the ripple to the desired level due to bandwidth limitations of the 
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output V-to-I converter. This puts a limitation on the cancellation capability of the primary ripple 
canceller alone. 
In order to further improve the cancellation capabilities of the Ripple Canceller system, a linear 
regulator style auxiliary stage serves to provide additional cancellation. The idea here is to sense 
the remaining ripple on the output of the buck converter and generate an inverse current waveform 
which feeds onto the output.  
 
The auxiliary amplifier needs to have just sufficient gain and a wideband amplifier.  This is because, 
the bandwidth of the amplifier determines the bandwidth of the cancellation for the auxiliary 
canceller. The inputs to the auxiliary amplifier are the output of the buck converter and the low pass 
version of the output so that only the differential current is amplified and added to output. This 
essentially realizes a high pass response as explained below : 
 
# →  EOP   QR E S
ℎ 
 
#,LUV = #1 + )HW → S OXX  
 EX
   . 
# − #,LUV = )HW1 + )HW # → ℎ
Pℎ OXX    EOP 
 
An output V-to-I converter converts this difference in voltage to an inverse cancellation current and 
feeds to the output of the buck converter. It is important to note that the nature of this cancellation 
current is inverse to the nature of the ripple on the output of the buck converter which can have 
non-linearities as we can observe in Figure 4.2.8.1. 
 
2.3 Power consumption analysis 
2.3.1 DC-DC converter followed by LDO 
Let us consider the case of a DC-DC converter followed by an LDO. The power consumption of 
the LDO is given by : 
Z%#%L/ = [ × \\ + #$% × \,#.#$% 
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The LDO losses comprise the quiescent power loss and the dropout loss. Given that the quiescent 
current of the LDO tends to be less, the power loss in LDO is dominated by the dropout losses. It 
is important to note that the datasheets typically quote the LDO PSR at Vin≥Vout+1V. This is 
because, the LDO PSR degrades when measured at dropout. Given that PSR is measured at a 
difference of 1V, the dropout losses scale accordingly for an LDO. Also, in case of the DC-DC 
converter followed by an LDO, the power consumption in LDO remains constant irrespective of the 
Vin scaling for the Buck converter. 
 
2.3.2 DC-DC converter followed by Ripple Canceller 
For the case of DC-DC converter followed by the ripple canceller, the total power consumption 
comprises of quiescent power loss and the transconductance stage power loss. 
Z%#%L/ = Z]\\,^._] + Z]\\,`] 
where Pvdd,5V is predominantly dominated by the transconductance power consumption and Pvdd,1.8V 
is the loss in the ripple cancellation processing block. Given that a symmetric OTA based 
transconductance amplifier is employed in this approach, the power losses are given as follows : 
Za = (-: − #$% × U\\,,J! 
Z5 = #$% × U!!,,J! 
Z#$% = #$% × U#$%,,J! 
Z%#%L/5b#:!$J.%-#: = Za + Z5 − Z#$% 
Where  
Vin is the supply voltage to transconductance stage (Figure 3.1.9.1) 
Vout is the output of transconductance stage which is connected to output of Buck converter 
P+ is the power consumption across the PMOS device 
P- is the power consumption across the NMOS device 
and Idef = ghij√l  
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It is important to note that the transconductance power losses of the Ripple Canceller scale with 
reducing Vin and hence contribute significantly less power loss at lower Vin whereas the losses in 
LDO do not scale with Vin. Let us consider two cases to explain the above statement.  
Case 1 : 
a) DC-DC converter followed by LDO : VIN,SYS=5V, VOUT,SYS=0.8V 
This would imply VOUT,BUCK(or VIN,LDO) = 1.8V (assuming 1V drop is required for PSR for 
LDO). 
Loss in LDO (dominated by dropout loss) = ILOADx1V (drop = 1V). 
b) DC-DC converter followed by Ripple Canceller : VIN,SYS = VIN,CANCELLER = 5V, VOUT,SYS = 0.8V 
The input to ripple canceller is same as the input to Buck converter. 
Loss in Ripple Canceller (transconductance loss) = IRMS,GM x 5V (IRMS,GM << ILOAD) 
Case 2 :  
a) DC-DC converter followed by LDO : VIN,SYS=3V, VOUT,SYS=0.8V 
This would imply VOUT,BUCK(or VIN,LDO) = 1.8V (assuming 1V drop is required for PSR for 
LDO). 
Loss in LDO (dominated by dropout loss) = ILOADx1V (drop = 1V). 
b) DC-DC converter followed by Ripple Canceller : VIN,SYS = VIN,CANCELLER = 3V, VOUT,SYS = 0.8V 
The input to ripple canceller is same as the input to Buck converter. 
Loss in Ripple Canceller (transconductance loss) = IRMS,GM x 3V (IRMS,GM << ILOAD) 
 
As we can observe from the above cases, the transconductance losses in the Ripple Canceller 
scale with the input to Buck converter + ripple canceller while the dropout losses in LDO remains 
constant. 
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2.4 Target Specifications 
PARAMETERS VALUE 
Input Voltage 1.5V-5V 
Output Voltage 0.8V 
Load Current 1A 
Switching Frequency 1MHz 
Load Inductance 2uH  
Load Capacitance 60uF 
ESR 10mohm 
Current Peak To Peak Ripple Cancellation Range 30% of DC current 
Ripple Attenuation Range 26dB(typ) / 20dB(min) 
Table 2.4.1 : Target Specifications for Ripple Canceller 
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CHAPTER 3 
IMPLEMENTATION DETAILS 
3.1 Mixed signal Adaptive Ripple Canceller 
The Ripple Canceller processing blocks are designed using 1.8V devices and only the output V-
to-I converter is designed in 5V domain since it generates the cancellation current. 
3.1.1 Peak & Valley pulse generator 
 The peak & valley generators are counters which generate a narrow sampling pulse on 
every falling & rising edge of the switching node which corresponds to the peak & trough of the 
output ripple (assuming a triangular nature of the output ripple). These pulses are required for the 
sample & hold comparator block. The generic block diagram of the peak/valley generator is shown 
in Figure 3.1.1.1. The output of the peak/valley generator are shown in Figure 3.1.1.2. 
 
 
Figure 3.1.1.1 : Peak/Valley Pulse Generator 
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Figure 3.1.1.2 : Peak/Valley Pulse Generator Waveforms 
 
3.1.2 Sample & Hold Comparator 
 The sample & hold comparator is a very critical block for the Adaptive Ripple Canceller. 
The accuracy of this block directly impacts the cancellation capability of the Ripple Canceller. 
Hence a high accuracy sample & hold is to be implemented [10][11]. The sample & hold block 
consists of peak & valley samplers to sample max/min value of buck converter which may be of the 
order of a few hundreds of µV, a pre-amplifier [12] to gain up the sensed ripple on the output of 
buck converter and a comparator. The sample & hold circuit and pre-amplifier have a sampling 
phase & hold phase determined by the peak & valley pulse generators as shown in Figure 3.1.2.1. 
The output of the comparator is latched to generate the digital CTRL signal which controls consists 
information regarding the behavior of the output voltage ripple. 
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Figure 3.1.2.1 : Sample & Hold Comparator Schematic diagram 
 
If the peak value of the output ripple is more than the valley ripple, the CTRL signal is logic high 
while CTRL signal is logic low if peak value is less than valley (it is important to note that the terms 
‘peak’ and ‘valley’ do not correspond to the actual instantaneous value of the output ripple but the 
original intended ‘peak’ & ‘valley’ of the output ripple as determined by the switching node). In 
steady state, the CTRL signal toggles periodically based on the output ripple as shown in Figure 
3.1.2.2. 
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Figure 3.1.2.2 : Sample & Hold Comparator waveform 
 
 
3.1.3 Amplitude Control counter 
The amplitude control counter gives a measure of the amplitude of the output voltage ripple. It 
operates on the CTRL signal generated from the Sample & Hold Comparator block and counts 
UP/DOWN based on the value of the CTRL signal in each cycle. The simplified block diagram of 
the amplitude control counter is shown in Figure 3.1.3.1. The amplitude control counter generates 
the required code for the Current Steering DAC to generate the control current. The amplitude 
control counter generates a 9-bit control code for the DAC. 
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Figure 3.1.3.1 : Amplitude Control Counter : simplified block diagram 
 
The amplitude counter realizes a low pass filtering and accumulation to count up/down based on 
the CTRL signal. 
 
3.1.4 Duty cycle predistort 
 As mentioned before, the inherent phase delay in the processing signal gives rise to duty 
cycle mismatch in the generated inverse cancellation current. In order to account for this, the duty 
cycle is predistorted by ~1-3LSBs. The duty-cycle predistort block serves to predistort (modify) the 
duty cycle and also generates the duty cycle information required by the triangular wave generator. 
The simplified schematic diagram of the duty-cycle predistort block is given in Figure 3.1.4.1.  
 
Figure 3.1.4.1 : Duty-cycle predistort simplified schematic 
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This block generates Control<5:0> & CTRL<5:0> which are used for triangular wave generation. 
The duty cycle counter uses the 64MHz clock from the PLL to generate a count for the duty ratio 
corresponding to a 6-bit code. 
Ex :  If duty ratio is 20%, the switching node would be 1 for 200ns and 0 for 800ns assuming a 
1MHz clock. The duty cycle counter (without any predistortion) would generate a digital code 
Control<5:0> equivalent to 13 (13/64 ≈ 20%). And the CTRL<5:0> would be equivalent to 51 as 
shown in Figure 3.1.4.2. 
 
      
Figure 3.1.4.2 : Duty-cycle count for Vsw D = 20%  
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3.1.5 Current steering DAC 
 A current steering DAC is used to convert the 9-bit digital code from amplitude control 
counter to output analog current which controls the amplitude of the triangular wave generator. The 
requirement on the Current Steering DAC are not too stringent. The simplified schematic of the 
current steering DAC can be seen in Figure 3.1.5.1. 
 
Figure 3.1.5.1 : Current Steering DAC schematic 
The DAC consists of two sections with separate biasing. The MSBs which carry higher current are 
biased differently compared to the LSBs  which carry lower current. This is done to keep the number 
of fingers of the transistors for MSB/LSBs within a reasonable range so that from the matching 
perspective, they provide good matching. 
 
3.1.6 PLL 
 An on-chip PLL is designed to generate a 64MHz clock which is locked in phase with the 
switching node of the buck converter [13][14]. This 64MHz clock is essential to multiple blocks – 
Peak/Valley generator, Sample & Hold comparator, amplitude control counter, duty-cycle 
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predistort. Having a highly correlated 64MHz is critical for the functionality of the canceller. A PLL 
with ±0.1% accuracy clock is designed. The block diagram of the PLL is shown in Figure 3.1.6.1. 
A ring oscillator based VCO is employed for design simplicity. A synchronous frequency divider is 
employed to reduce the non-linearity due to delay addition in frequency divider block. 
 
 
 
Figure 3.1.6.1 : PLL block diagram 
 
 
3.1.7 VCDL & tuneable Delay  
The tuneable Delay block is an analog voltage controlled delay line. This, in conjunction with digital 
VCDL, is used to advance the feedback switching node clock in phase in order to account for the 
group delay. The tuneable Delay block is used for coarse delay generation while the digital VCDL 
is used for fine tuning of delay of the feedback clock. The simplified schematic diagrams of the 
tuneable Delay & digital VCDL are shown in Figures 3.1.7.1 & 3.1.7.2 respectively. The tuning code 
for the tuneable Delay & VCDL for the different corners & temperature are given in Table 3.1.7.1 & 
3.1.7.2 respectively. 
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Figure 3.1.7.1 : Analog voltage tuneable Delay block 
 
 
Due to the even number of stages used in the analog VCDL, the variations in delay across process 
corners and temperature are minimized since the variation in rise and fall delay gets averaged 
across even number of stages. By tuning the Vref, the delay can be tuned. 
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Figure 3.1.7.2 : Digital pin controlled VCDL 
 
The digital trim bits VCDL_ctrl<5:0> are used to control the fine tuning of the delay in the digital 
VCDL. Again, having even number of stages ensures that the rise and fall delay are closely 
matched since any variation in rise/fall delay in the odd stage gets compensated in the subsequent 
even stage. 
 
3.1.8 Triangular wave generator 
 The triangular wave generator needs to generate high linearity triangular output voltage 
since this directly impacts the cancellation current being generated (for best case cancellation 
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considering a triangular ripple on the output). The concept of working of the triangular wave 
generator is as below : 
 = 1H G 
 = 1H 9 
 If I is assumed to be constant, V is proportional to T  triangular wave. 
 By controlling the charge & discharge duty cycles, appropriate duty cycle triangular 
wave can be generated. 
 By controlling the charge/discharge current, amplitude can be controlled. 
The schematic for the triangular wave generator is shown in Figure 3.1.8.1 
 
Figure 3.1.8.1 : Triangular wave generator 
 
3.1.9 Output V-to-I Converter 
 Along with the triangular wave generator, the output GM stage forms a very critical 
component of the Ripple Canceller system. This block should be capable of supplying currents as 
high as ~300mA with high linearity compared to the input voltage. The input to this block is the 
triangular wave and the output is the triangular current to the buck output. Since the current is quite 
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large, this can no longer be considered a purely small signal behavior. From the modelling, the gm 
value required for this block is derived to be 4 which is quite high. In order to realize the high gm 
value, conventional methods do not suffice and hence, a positive feedback Symmetric OTA based 
gm stage is chosen [15]. Further, multiple such gm stages are connected in parallel to arrive at the 
requisite GM. The schematic of the proposed gm for the Ripple Canceller is shown in Figure 3.1.9.1.  
 
Figure 3.1.9.1 : Positive feedback high transconductance stage 
 
The high gm is obtained due to the positive feedback. The resistor acts as a source degeneration 
resistance and even though it reduces the amount of gm that can be obtained, it increases the 
linearity of the V-to-I converter and hence is beneficial in the generation of the triangular current 
waveform. 
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By appropriately sizing the transistors to enhance the effect of negative conductance, high gm is 
obtained. 
 
3.2 Auxiliary amplifier based canceller 
 The auxiliary amplifier provides additional 4dB cancellation to the canceller and works on 
the ripple containing remaining in the output of the regulator after the Ripple Canceller. The auxiliary 
amplifier based cancellation resembles that of a linear regulator and hence, it is only used to provide 
the incremental ripple cancellation and not the main cancellation keeping in mind the efficiency. 
The block diagram of the auxiliary amplifier is shown in Figure 3.2.1. 
 
Figure 3.2.1 : Auxiliary amplifier based Canceller 
 
It consists of a pre-amplifier  to provide the necessary gain and an output gm stage which generates 
the required current based on the pre-amplifier. The pre-amplifier works on the output of the buck 
converter and a low-pass version of the output to sense only the ripple content on the output sans 
the DC voltage. This is equivalent to high pass filtering the output to sense only the AC content on 
the output. This is then amplified and equivalent inverse current is pumped into output.  
It can be inferred that an important design aspect of the auxiliary amplifier is the 
requirement for a wideband amplifier [16]. This is because, the bandwidth of the auxiliary amplifier 
will determine the bandwidth of the cancellation. So the tradeoff is between power consumed in the 
auxiliary amplifier and the amount of cancellation required. A symmetric OTA based wideband 
amplifier is designed as shown in Figure 3.2.2. 
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Figure 3.2.2 : Wideband Symmetric OTA based amplifier 
 
 
3.2.1 High Pass Filter 
 The high pass filter at the input (difference between the signal & low pass version of itself) 
is buffered so that it does not load the output of the buck converter. The cutoff frequency of the 
filter determines the linearity of the auxiliary amplifier and in turn the cancellation capability. A low 
cut off frequency (near DC) filter facilitates good cancellation of ripple but consumes larger area. 
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3.2.2 Output V-to-I Converter 
 The output gm stage is reused from the ripple canceller for design simplicity, though the gm 
of the auxiliary amplifier is considerably less than the main ripple canceller since majority of the 
gain required in this loop is already provided by the first amplifier.  
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CHAPTER 4 
SIMULATION RESULTS 
4.1 Top IC design 
 A test IC is designed in 250nm Texas Instruments process which supports 1.8V & 5V 
devices and upto 4metal layers. The total chip area is ~ 9.5mm2. 
4.1.1 IC layout 
The top IC layout can be seen in Figure 4.1.1.1. 
 
Figure 4.1.1.1 : Top Level Layout 
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The primary ripple canceller occupies an area of close to 2.32mm2 while the auxiliary amplifier 
based canceller occupies close to 0.75mm2 area. The integrated on-chip buck converter occupies 
about 3.16mm2 area. 
 
4.1.2 Bonding diagram 
The bonding diagram of the IC is shown in Figure 4.1.2.1. 
 
Figure 4.1.2.1 : Bonding diagram 
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QFN64 package is chosen. 3 pins are not connected/used. Pins for powerFET VDD/VSS/SW & 
the Buck_output are double bonded to tolerate the huge currents flowing through the pins and 
also to reduce the parasitic inductance associated with the pins. 
 
4.2 Simulation results 
4.2.1 Duty-cycle Predistort 
The Figure 4.2.1.1 shows the output code generated from the duty-cycle predistort for 3 different 
conditions of predistort input (CTRL_PDT<3:0>). The duty cycle of Vsw is 0.2. This corresponds 
to a 5-bit code of 13 (13/64). With pre-distorting, this code is changed as observed in figure. 
 
 
Figure 4.2.1.1 : Control<5:0> bus waveform for different CTRL_PDT bus values in duty-cycle predistort 
 
4.2.2 Amplitude Control Counter 
The Figure 4.2.2.1 shows the 9-bit output code generated from the amplitude control counter for 
the toggling CTRL bit. 
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Figure 4.2.2.1 : 9 bit DAC_out signal generated for toggling CTRL input 
This generated 9-bit code controls the DAC input. 
4.2.3 PLL settling response 
The PLL settles to 64MHz with 0.1% accuracy within ~80µs as seen in Figure 4.2.3.1 
 
Figure 4.2.3.1 : PLL settling behavior 
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4.2.4 Triangular Wave Generator 
The triangular wave generator generates triangular wave with increasing amplitude when the 
CTRL signal stays high for a period of time. After the CTRL signal starts toggling, the triangular 
wave generator settles and generates constant amplitude triangular wave as shown in Figure 
4.2.4.1 
 
Figure 4.2.4.1 : Triangular Wave Generator Waveform 
 
4.2.5 VCDL & tuneable Delay 
The VCDL and tuneable Delay elements are designed to have constant delay irrespective of 
process variations. In case of process variations, there are trim bits which can be used to control 
the delay (6-bit digital control for digital VCDL & Voltage controlled pin for analog VCDL). The 
tables 4.2.5.1 & 4.2.5.2 details the trim information for the two blocks. 
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Corner_Temp Delay equation 
N_27 3.3+2.2*(n+1) 
S_0 2.35+2.01*(n+1) 
W_85 5.2+2.35*(n+1) 
N_0 3.2+2.1*(n+1) 
N_85 4+2.05*(n+1) 
 
Table 4.2.5.1 : Digital VCDL : ‘n’ is the unsigned decimal equivalent of digital trim bits 
 
Corner_Temp Vctrl (V) Average delay (ns) 
N_27 0.86 922 
S_0 0.82 925 
W_85 0.92 920 
N_0 0.83 922 
N_85 0.94 922 
 
Table 4.2.5.2 : Analog VCDL 
 
4.2.6 Output transconductance stage 
The  gm stage generates triangular current for cancellation from the input triangular wave with 
high linearity as shown in Figure 4.2.6.1 
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Figure 4.2.6.1 : gm waveform 
 
4.2.7 Auxiliary amplifier based canceller 
The auxiliary amplifier provides additional 4dB of ripple cancellation to the canceller. The 
transient response of standalone auxiliary amplifier can be seen in Figure 4.2.7.1. The conditions 
for this are IL=1A, Vo=0.8V, D=0.2, Vripple_before = 3.47mV, Vripple_after_aux= 2.48mV. 
 
 
Figure 4.2.7.1 : Auxiliary amplifier transient waveform 
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The frequency response of the auxiliary amplifier based canceller in Figure 4.2.7.2 : 
 
Figure 4.2.7.2 : Auxiliary amplifier frequency response. 
 
4.2.8 Top Ripple Canceller 
The Top Ripple Canceller with both the primary & auxiliary canceller help to cancel the output 
ripple. The transient response of the canceller can be seen in Figure 4.2.8.1. The details of 
conditions & the output observed are IL=1A, Vo=0.8V, D=0.2, Vripple_before = 3.48mV, 
Vripple_after_main_canc= 432µV, Vripple_after_aux_canc= 358µV. 
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Figure 4.2.8.1 : Top Ripple Canceller transient response 
The frequency response of the canceller can be seen in Figure 4.2.8.2. As observed, it 
suppresses the 1MHz component by ~22.3dB. 
 
Figure 4.2.8.2 : Top Ripple Canceller frequency response. 
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4.2.9 Power Consumption Comparison 
 
PARAMETERS LP38503 Ripple Canceller 
Iout,max (A) 3 1 
Vdropout for PSR (V) 1.51 - 
Iq (mA) 5 1.3 
Dropout Power Loss (mW) 1500 - 
Quiescent Power Loss 
(mW) 
122 2.343 
Gm_Tri loss (mW) - 908 
Total Power Loss (mW) 1512 910 
 
Table 4.2.9.1 : Power Consumption Comparison 
1 As observed from the table above, the PSR specification for typical LDOs is specified not at the 
minimum dropout specification, but at a higher drop since, at dropout, the loop gain of the LDO is 
close to unity and this leads to degradation in the PSR of LDO. Hence, for the analysis here, we 
have considered the 1.5V drop as quoted in the datasheet of LP38503.  
 
2 The quiescent power loss is calculated considering Vo=0.8 for LDO, hence Vin=Vo+1.5 = 2.3V. 
 
3  For the Ripple Canceller, the processing blocks operate on 1.8V supply. Hence the quiescent 
power loss is Iq*1.8 
 
From the above table, it is clear that the total power loss of the ripple canceller is close to 40% less 
than that of an equivalent LDO. The ripple canceller also offers a fully integrated solution as 
compared to an LDO which requires an output capacitor of ~ 10uF. 
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4.2.10 Summary of Results 
 
PARAMETERS VALUE 
Input Voltage 1.5V-5V 
Output Voltage 0.8V 
Load Current 1A 
Switching Frequency 1MHz 
Ripple on output before cancellation 3.48mV (-57.87dB) 
Ripple on output after primary canceller 432µV 
Ripple on output after primary & auxiliary canceller 358µV (-80.13dB) 
Effective cancellation obtained 22.25dB 
Table 4.2.10.1 : Summary of results 
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CHAPTER 5 
SUMMARY & FUTURE WORK/IMPROVEMENTS 
5.1 SUMMARY 
A Mixed-mode Adaptive Ripple Canceller technique is proposed as a part of this research. 
The technique is based on extracting the amplitude and duty-cycle information from the output of 
a buck converter. The two techniques proposed here are the primary ripple canceller which cancels 
most of the ripple on the output and the auxiliary amplifier based canceller which helps to cancel 
remaining ripple on the output. 
The techniques are implemented in 250nm Texas Instruments Inc. process and verified 
through simulations. The proposed technique has the unique advantage of being able to scale with 
switching frequency, load current and for various output voltages. The layout area of the entire chip 
including the integrated buck converter is ~3mmx3mm of which the primary & auxiliary amplifier 
based canceller occupy a total area of only ~30%. Thus, this solution helps to reduce the solution 
size by providing a fully integrated solution while LDOs supporting similar current would need a 
large solution size. 
 
5.2 Future Work/Improvements 
5.2.1 Improvement of gm block for linearity and efficiency 
 Currently, the gm block is implemented using Symmetric OTA based positive feedback 
transconductance amplifier to realize the high value of gm (~4). This has some limitations when the 
input slope changes drastically as in case of the peaks/valleys of triangular wave. Since this is a 
large signal phenomenon, the gm cannot effectively track the changes at these corners due to 
limited bandwidth which leads to some non-linearity.  
The efficiency of this block is also somewhat less due to the quiescent current consumption 
inherent in a Symmetric OTA. A Class AB output stage was considered to reduce this current flow, 
but it has poor linearity when it comes to triangular current generation. Thus, if an innovative 
solution is found to this problem, then it will improve both the efficiency of the canceller and the 
ripple cancellation capabilities.  
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